Description
The act of configuring involves loading a design from a bitstream file into the internal configuration memory of the FPGA. The act of reading configuration information from a programmed FPGA back into a file is known as readback. Configuration Modes, Bit Generation Options, and Configuration Process and Flow are the three primary divisions of this application note. All the various modes are displayed in the Configuration Modes Section along with descriptions, functional timing waveforms, and schematic diagrams. In addition to displaying the configuration frame format and content, the Bit Generation Options section of the ispLEVER Bitstream Data Generator software program outlines the options available when creating a Bitstream file. The states of operation of the device during configuration, various configuration options, configuration frame sizes, and bitstream file error responses are all described in the Configuration Process and Flow section. There are no device configuration performance timing numbers in this paper. For timing information, consult the ORCA Series 4 Data Sheet.
