This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Product > Intel / Altera Corporation > Stratix V FPGA
5SGSMD3E2H29I3L

Images are for reference only.

5SGSMD3E2H29I3L

Manufacturer:
INTEL
Package/Case:
FC-HFBGA-780
RoHS:
Lifecycle:
Stock Resource:
Factory Excess Stock / Franchised Distributor
Datasheet:
Product Categories:
Programmable Logic ICs
Description:
FPGA Stratix V GS Family 236000 Cells 28nm Technology 0.85V 780-Pin FC-HFBGA
Do you want to buy more and get a better price for this part? Please fill in the short form below:
quantity
email
contact
company
Telephone
country
content

5SGSMD3E2H29I3L Overview

5SGSMD3E2H29I3L features up to 66 full-duplex transceiver channels, with transceivers at data rates from 14.1 Gbps to 28.05 Gbps. Providing up to over 930 Gbps of transceiver bandwidth, 5SGSMD3E2H29I3L delivers the highest system bandwidth at the lowest power consumption for a wide range of applications and protocols. In addition, the transceivers are compliant with a range of protocols and are equipped with a variety of signal conditioning features to support backplane, optical module, and chip-to-chip applications.

5SGSMD3E2H29I3L transceivers also include full-featured embedded physical coding sublayer (PCS) hard intellectual property (IP) to simplify design, lower power, and save valuable core resources. The 5SGSMD3E2H29I3L transceiver channel consists of the physical media attachment (PMA), PCS, and hardened IP blocks with added clocking flexibility and more independent channels. Each channel has a full PMA and PCS along with a dedicated, independent receive analog PLL CDR. You'll have access to an abundant number of transmit clocking sources, including the wide data range support of the clock multiplication unit (CMU) as well as the low-jitter LC transmit PLLs. Plus, you can minimize the number of off-chip crystal oscillators by utilizing the new fractional PLLs with precise frequency synthesis. Not only can the fractional PLLs generate fractional multiples of a reference clock, they can also be used to drive the transceiver reference clock.

5SGSMD3E2H29I3L Specifications

Specification Value
Series Stratix V GS
Number of Logic Blocks 688
Number of I/Os 360
Maximum Operating Temperature + 85℃
Mounting Style SMD/SMT
Package / Case BGA-780
Distributed RAM 13 Mbit
Minimum Operating Temperature - 40℃
Packaging Tray

Application Field

  • AI

    Artificial Intelligence

  • 5G Technology

    5G Technology

  • Cloud Computing

    Cloud Computing

  • Consumer Electronics

    Consumer Electronics

  • Wireless

    Wireless Technology

  • Industrial Control

    Industrial Control

  • Internet of Things

    Internet of Things

  • Medical Equipment

    Medical Equipment

ASSOCIATED PRODUCTS

  • 5SGXEB5R3F40C2N

    5SGXEB5R3F40C2N

    Buy 5SGXEB5R3F40C2N Intel / Altera Corporation, Get familiar with the 5SGXEB5R3F40C2N Stratix V FPGA...

  • 5SGXEB5R2F40I3N

    5SGXEB5R2F40I3N

    Buy 5SGXEB5R2F40I3N Intel / Altera Corporation, Get familiar with the 5SGXEB5R2F40I3N Stratix V FPGA...

  • 5SGXEB5R2F40C3N

    5SGXEB5R2F40C3N

    Buy 5SGXEB5R2F40C3N Intel / Altera Corporation, Get familiar with the 5SGXEB5R2F40C3N Stratix V FPGA...

  • 5SGXEA7N3F45C4ES

    5SGXEA7N3F45C4ES

    Buy 5SGXEA7N3F45C4ES Intel / Altera Corporation, Get familiar with the 5SGXEA7N3F45C4ES Stratix V FP...

  • 5SGXEA7N3F45C3NES

    5SGXEA7N3F45C3NES

    Buy 5SGXEA7N3F45C3NES Intel / Altera Corporation, Get familiar with the 5SGXEA7N3F45C3NES Stratix V ...