This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Product > Xilinx, Inc > Memory - Configuration Proms for FPGAs
XC1701JC

Images are for reference only.

XC1701JC

Manufacturer:
Xilinx
Package/Case:
PLCC20
RoHS:
Lifecycle:
Stock Resource:
Factory Excess Stock / Franchised Distributor
Datasheet:
Product Categories:
electronic devices
Description:
Do you want to buy more and get a better price for this part? Please fill in the short form below:
quantity
email
contact
company
Telephone
country
content

XC1701JC Overview

Large Xilinx FPGA configuration bitstreams can be stored using the simple, affordable XC1701JC device. Programmable configuration within the system PROMs from Xilinx are currently offered in the XC1701JC. The FPGA generates a configuration clock while it is in Master Serial mode, which is used to operate the PROM. After a brief access time following the activation of CE and OE, data is available on the PROM DATA (D0) pin, which is linked to the FPGA DIN pin. Fresh data becomes temporarily available after each rising clock edge. The FPGA generates the appropriate amount of clock pulses to complete the configuration. The PROM and the FPGA are clocked by an external clock while the FPGA is operating in slave serial mode.  

The XC1701JC produces a configuration clock that drives the PROM when it is operating in Master SelectMAP mode. The configuration clock that powers the PROM and the FPGA is produced by an external oscillator when the FPGA is operating in Slave Parallel or Slave SelectMAP mode. Data is accessible on the PROM's DATA (D0-D7) pins once CE and OE have been enabled. After each rising clock edge, fresh data becomes accessible for a brief period of time. On the CCLK's subsequent rising edge, the data is clock into the FPGA. In the Slave Parallel or Slave SelecMAP modes, a free-running oscillator may be utilized. By driving the CE input of the next device with the CEO output, multiple devices can be cascaded. All the PROMs in this chain's clock inputs and DATA outputs are connected. XC1701JC device works with the others in the family as well as the XC17V00 one-time programmable serial PROM family and can be cascaded.

 

XC1701JC Features

  • 8-pin SOIC, 8-pin VOIC, 8-pin PDIP, 20-pin SOIC, 20-pin PLCC, 44-pin PLCC, or 44-pin VQFP are available in small plastic containers.

  • Support for programming from top programmer manufacturers

  • Support for design utilizing the software suites Xilinx Alliance and FoundationTM

  • 20-year life data retention that is guaranteed

  • Packaging without lead (Pb) is available

 

XC1701JC Applications

  • Infotainment

  • Broadcast camera

  • IP and Smart camera

  • Video and night vision equipment

  • Wireless Access

  • Industrial Ethernet and Motion Control

  • Automotive


XC1701JC Specifications

Application Field

  • AI

    Artificial Intelligence

  • 5G Technology

    5G Technology

  • Cloud Computing

    Cloud Computing

  • Consumer Electronics

    Consumer Electronics

  • Wireless

    Wireless Technology

  • Industrial Control

    Industrial Control

  • Internet of Things

    Internet of Things

  • Medical Equipment

    Medical Equipment

ASSOCIATED PRODUCTS

  • XC18V02VQ44I

    XC18V02VQ44I

    Buy XC18V02VQ44I Xilinx, Inc, Get familiar with the XC18V02VQ44I Memory - Configuration Proms for FP...

  • XC17128ELPD8I

    XC17128ELPD8I

    Buy XC17128ELPD8I Xilinx, Inc, Get familiar with the XC17128ELPD8I Memory - Configuration Proms for ...

  • XC17128ELPD8C

    XC17128ELPD8C

    Buy XC17128ELPD8C Xilinx, Inc, Get familiar with the XC17128ELPD8C Memory - Configuration Proms for ...

  • XC17128ELPC20I

    XC17128ELPC20I

    Buy XC17128ELPC20I Xilinx, Inc, Get familiar with the XC17128ELPC20I Memory - Configuration Proms fo...

  • XC17128ELPC20C

    XC17128ELPC20C

    Buy XC17128ELPC20C Xilinx, Inc, Get familiar with the XC17128ELPC20C Memory - Configuration Proms fo...