This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Product > Xilinx, Inc > Memory - Configuration Proms for FPGAs
XQ4036XL-3HQG240N

Images are for reference only.

XQ4036XL-3HQG240N

Manufacturer:
Xilinx
Package/Case:
HSPQFP-240
RoHS:
Lifecycle:
Stock Resource:
Factory Excess Stock / Franchised Distributor
Datasheet:
Product Categories:
Lap , multi-turn potentiometer
Description:
FPGA QPRO XQ4000XL Family 36K Gates 3078 Cells 166MHz 0.35um Technology 3.3V 240-Pin HSPQFP EP
Do you want to buy more and get a better price for this part? Please fill in the short form below:
quantity
email
contact
company
Telephone
country
content

XQ4036XL-3HQG240N Overview

In-system programmable configuration PROMs from Xilinx are now available in XQ4036XL-3HQG240N. The PROM is driven by a configuration clock that the FPGA creates when it is operating in Master Serial mode. Data is accessible on the PROM DATA (D0) pin, which is coupled to the FPGA DIN pin, after a brief access time after CE and OE are enabled. After each rising clock edge, fresh data becomes accessible for a brief period of time. The right number of clock pulses are produced by the FPGA to finish the configuration. When the FPGA is in Slave Serial mode, the PROM and the FPGA are clocked by an external clock.

The XQ4036XL-3HQG240N produces a configuration clock that drives the PROM when it is operating in Master SelectMAP mode. The configuration clock that powers the PROM and the FPGA is produced by an external oscillator when the FPGA is operating in Slave Parallel or Slave SelectMAP mode. Data is accessible on the PROM's DATA (D0-D7) pins once CE and OE have been enabled. After each rising clock edge, fresh data becomes accessible for a brief period of time. On the CCLK's subsequent rising edge, the data is clock into the FPGA. In the Slave Parallel or Slave SelecMAP modes, a free-running oscillator may be utilized.

By driving the CE input of the next device with the CEO output, multiple devices can be cascaded. All the PROMs in this chain's clock inputs and DATA outputs are connected. XQ4036XL-3HQG240N device works with the others in the family as well as the XC17V00 one-time programmable serial PROM family and can be cascaded.

XQ4036XL-3HQG240N Specifications

Application Field

  • AI

    Artificial Intelligence

  • 5G Technology

    5G Technology

  • Cloud Computing

    Cloud Computing

  • Consumer Electronics

    Consumer Electronics

  • Wireless

    Wireless Technology

  • Industrial Control

    Industrial Control

  • Internet of Things

    Internet of Things

  • Medical Equipment

    Medical Equipment

ASSOCIATED PRODUCTS

  • XC18V02VQ44I

    XC18V02VQ44I

    Buy XC18V02VQ44I Xilinx, Inc, Get familiar with the XC18V02VQ44I Memory - Configuration Proms for FP...

  • XC17128ELPD8I

    XC17128ELPD8I

    Buy XC17128ELPD8I Xilinx, Inc, Get familiar with the XC17128ELPD8I Memory - Configuration Proms for ...

  • XC17128ELPD8C

    XC17128ELPD8C

    Buy XC17128ELPD8C Xilinx, Inc, Get familiar with the XC17128ELPD8C Memory - Configuration Proms for ...

  • XC17128ELPC20I

    XC17128ELPC20I

    Buy XC17128ELPC20I Xilinx, Inc, Get familiar with the XC17128ELPC20I Memory - Configuration Proms fo...

  • XC17128ELPC20C

    XC17128ELPC20C

    Buy XC17128ELPC20C Xilinx, Inc, Get familiar with the XC17128ELPC20C Memory - Configuration Proms fo...