High-speed, low-power logic integration can be accomplished with the help of this EP1810JC-25. The Turbo-only version of Classic devices, which are made using cutting-edge CMOS technology, is described in this data sheet.
The integration of several PAL and GAL-type devices with densities ranging from 300 to 900 useable gates is simple with classic devices, which offer 100% TTL emulation. The Classic family has counter frequencies as high as 100 MHz and pin-to-pin logic delays as low as 10 ns. The ceramic dual in-line package (CerDIP), the plastic dual in-line package (PDIP), the plastic J-lead chip carrier (PLCC), the ceramic J-lead chip carrier (LCC), the pin-grid array (PGA), and the small-outline integrated circuit (SOIC) packages are only a few of the different packaging options for classic devices.
Buy EP1810JM/883 Intel / Altera Corporation, Get familiar with the EP1810JM/883 Classic EPLD Family ...
Buy EP1810JI-45N Intel / Altera Corporation, Get familiar with the EP1810JI-45N Classic EPLD Family ...
Buy EP1810JI45N Intel / Altera Corporation, Get familiar with the EP1810JI45N Classic EPLD Family at...
Buy EP1810JC-30 Intel / Altera Corporation, Get familiar with the EP1810JC-30 Classic EPLD Family at...
Buy EP1810JC-25 Intel / Altera Corporation, Get familiar with the EP1810JC-25 Classic EPLD Family at...